JPH0560291B2 - - Google Patents
Info
- Publication number
- JPH0560291B2 JPH0560291B2 JP708583A JP708583A JPH0560291B2 JP H0560291 B2 JPH0560291 B2 JP H0560291B2 JP 708583 A JP708583 A JP 708583A JP 708583 A JP708583 A JP 708583A JP H0560291 B2 JPH0560291 B2 JP H0560291B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- data
- output
- input
- logical
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000000034 method Methods 0.000 claims description 9
- 238000007493 shaping process Methods 0.000 claims description 4
- 230000001360 synchronised effect Effects 0.000 claims description 4
- 230000005540 biological transmission Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 10
- 230000000630 rising effect Effects 0.000 description 5
- 230000005236 sound signal Effects 0.000 description 4
- 230000003111 delayed effect Effects 0.000 description 3
- 238000005070 sampling Methods 0.000 description 3
- 230000015556 catabolic process Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/14—Digital recording or reproducing using self-clocking codes
- G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
- G11B20/1407—Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol
- G11B20/1419—Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol to or from biphase level coding, i.e. to or from codes where a one is coded as a transition from a high to a low level during the middle of a bit cell and a zero is encoded as a transition from a low to a high level during the middle of a bit cell or vice versa, e.g. split phase code, Manchester code conversion to or from biphase space or mark coding, i.e. to or from codes where there is a transition at the beginning of every bit cell and a one has no second transition and a zero has a second transition one half of a bit period later or vice versa, e.g. double frequency code, FM code
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
- Dc Digital Transmission (AREA)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP708583A JPS59132266A (ja) | 1983-01-19 | 1983-01-19 | デジタル信号復調回路 |
| US06/461,306 US4546394A (en) | 1982-01-29 | 1983-01-26 | Signal reconstruction circuit for digital signals |
| GB08302549A GB2118403B (en) | 1982-01-29 | 1983-01-31 | Digital signal demodulator circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP708583A JPS59132266A (ja) | 1983-01-19 | 1983-01-19 | デジタル信号復調回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59132266A JPS59132266A (ja) | 1984-07-30 |
| JPH0560291B2 true JPH0560291B2 (en]) | 1993-09-02 |
Family
ID=11656248
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP708583A Granted JPS59132266A (ja) | 1982-01-29 | 1983-01-19 | デジタル信号復調回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59132266A (en]) |
-
1983
- 1983-01-19 JP JP708583A patent/JPS59132266A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59132266A (ja) | 1984-07-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4202018A (en) | Apparatus and method for providing error recognition and correction of recorded digital information | |
| US4672363A (en) | Frequency modulation coding methods with reduced transition intervals | |
| JP3377194B2 (ja) | 磁気記録担体上のトラックの開始部にクロックのロック用コード語を記録する方法及び記録担体 | |
| JPH0132591B2 (en]) | ||
| US5068752A (en) | Apparatus for recording/reproducing a digital audio signal with a video signal | |
| US4546394A (en) | Signal reconstruction circuit for digital signals | |
| US5390195A (en) | Miller-squared decoder with erasure flag output | |
| US5786954A (en) | Magnetic disk recording and playback apparatus using independently positioned recorded pattern sets for clock generation | |
| US5231650A (en) | Digital signal reproducing apparatus | |
| JPS6313425A (ja) | 情報デ−タ復元装置 | |
| US4963868A (en) | Frame synchronizing method and system | |
| JP3083221B2 (ja) | ディジタル信号再生装置及びディジタル信号再生方法 | |
| US5089821A (en) | Digital data reproducing circuit for a magnetic recording apparatus of reproducing digital data without being affected by capable external noise, drop-ins, and drop-outs | |
| JPH0560291B2 (en]) | ||
| JPS6260747B2 (en]) | ||
| JP3210323B2 (ja) | Ｒｅｓｙｎｃ検出回路 | |
| US3774178A (en) | Conversion of nrz data to self-clocking data | |
| EP0915465B1 (en) | Digital signal recording apparatus, and related method | |
| US4612508A (en) | Modified Miller data demodulator | |
| JP2573245B2 (ja) | 復調回路 | |
| JPS6356871A (ja) | デジタルデ−タ生成装置 | |
| KR940006890B1 (ko) | 기록 매체 상에 정보를 자기적으로 기록하기 위한 방법 및 시스템 | |
| JP2834182B2 (ja) | デイジタル信号の変調および復調方式 | |
| JP3321884B2 (ja) | 同期ブロック検出方法および同期ブロック検出装置 | |
| JPS6390075A (ja) | デイジタル信号復調装置 |